

04/30/2002

16:07

LSI LOGIC-IP DEPT./4084337460 → 9170374672

NO. 483 D004



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTO/SB/08A (10-06)

Approved for use through 10/31/06. OMB 0651-0001

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

				Complete If Known	
				Application Number	10/015,194
				Filing Date	November-20, 2001
				First Named Inventor	James S. Koford
				Group Art Unit	2184
				Examiner Name	
				Attorney Docket No.	/01-390
Sheet	1	of	1		

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials	Cite's No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	
<i>Mat</i>		<i>Simplifying Programmable Logic IP Integration - Author(s) - Grevotta, Robert</i>	
		<i>Altera Casts Spotlight On IP Integration Tool - Author(s) - Souza, Cristina</i>	

Examiner signature	ALBERT W. PALADINI <i>Albert W. Paladini</i> PATENT EXAMINER	Date considered
--------------------	--	-----------------

2-22-05

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents.

Received from <4084337460> at 4/30/02 7:09:13 PM [Eastern Daylight Time]

1/25/05

STATEMENT BY APPLICANT

Sheet

1

of

1

Filing Date	NOVEMBER-20, 2001
First Named Inventor	James S. Koford
Group Art Unit	2184 2125
Examiner Name	
Attorney Docket No.	/01-390

U.S. PATENT DOCUMENTS

Examiner Initials	Cite No.	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code (if known)			
Amt	5,553,002	Dangelo et al.			09-03-1996	
Amf	6,678,875	Pajak et al.			01-13-2004	
Ayf	6,721,922	Walters et al.			04-13-2004	
Abp	6,742,165	Lev et al.			05-25-2004	
Amg	2003009724	Koford et al.			05-22-2003	
Amh	2004002511	Chris Hamlin			02-05-2004	
Ami	6,634,008	Dole			10-14-2003	
Amj	6,704,917	Curran et al.			03-09-2004	
Amk	6,269,467	Cheung; Cyrus C. (Hercules,			06-10-2003	
Oif	6,253,358	Shuji Takahashi			06-26-2001	

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	T
Oif		"A rule based VLSI process flow validation system with macroscopic process simulation", IEEE Transactions on semiconductor manufacturing, vol. 3, no. 4, November 1990, oages 239-246 - Author(s) - Funakoshi et al.	

Examiner signature	ALBERT W. PALADIN PATENT EXAMINER	<i>Albert W. Paladin</i>	Date considered	2-22-05
--------------------	--------------------------------------	--------------------------	-----------------	---------

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO : Assistant Commissioner for Patents, Washington, DC 20231.

06/13/2003

16:31

LSI LOGIC C-IP DEPT./4084337460 → 9170374672

NO. 659 D004



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

G/3d/07

PTO/SB/08A (10-98)

Approved for use through 10/31/99. OMB 0551-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Sheet

1

of

1

Complete If Known	
Application Number	10/016,184
Filing Date	November 20, 2001
First Named Inventor	James S. Koford
Group Art Unit	2184
Examiner Name	
Attorney Docket No.	/01-390

U.S. PATENT DOCUMENTS

Examiner Initials	Cite No.	U.S. Patent Document Number	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
(JW)		5,222,030	Dangelo et al.	06-22-1993	
(JW)		6,574,778	Chang et al.	06-03-2003	

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	T
(JW)		"Rapid Chip Management System"; Filed November 20, 2002; US Serial #10/301,182 - Author(s) - DANIEL M. WEED	

Examiner signature	ALBERT W. PALADINI PATENT EXAMINER	Albert W. Paladini	Date considered	2-22-05
--------------------	---------------------------------------	--------------------	-----------------	---------

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents.

Received from <4084337460> at 06/13/03 7:25:54 PM [Eastern Daylight Time]